

# INTEL® THREADING BUILDING BLOCKS (INTEL® TBB) 2017


# Multi-threading and heterogeneous computing made easy with Intel TBB

#### What is Intel® TBB?

Intel TBB is a highly templatized C++ library designed to simplify the task of adding parallelism to your application by taking advantage of all the CPU's either on a single device or across multiple devices (heterogeneity).

# Why should you use Intel® TBB?

- High Performance
- Easy to use API's
- Faster Time To Market
- Production Ready



Find out more at: <a href="http://software.intel.com/intel-tbb">http://software.intel.com/intel-tbb</a>
Contact us through our forum:
<a href="http://software.intel.com/en-us/forums/intel-threading-building-blocks">http://software.intel.com/en-us/forums/intel-threading-building-blocks</a>

#### How to get Intel® TBB?

Intel Parallel Studio XE
Intel System Studio
Free Tools Program
Open source site

#### **Applications**

- Animation Rendering
- Numeric weather prediction
- Oceanography & Astrophysics
- · Artificial Intelligence & Automation
- Genetic Engineering
- Medical applications (Image processing, MRI reconstruction)
- Remote sensing applications
- Socio Economics
- Financial sector (stock derivative pricing, statistics)
- · Bulk updating data files
- Any Big Data problems



# Advantages of using Intel TBB over other threading models

- Specify tasks instead of manipulating threads. Intel® TBB maps your logical tasks onto threads with full support for nested parallelism
- Intel TBB uses proven, efficient parallel patterns.
- Intel TBB uses work stealing to support the load balance of unknown execution time for tasks. This has the advantage of low-overhead <u>polymorphism</u>.
- Flow graph feature in Intel TBB allows developers to easily express dependency and data flow graphs.
- Has high level parallel algorithms and concurrent containers and low level building blocks like scalable memory allocator, locks and atomic operations.



# Rich Feature Set for Parallelism Intel® Threading Building Blocks (Intel® TBB)

Parallel algorithms and data structures

Threads and synchronization

Memory allocation and task scheduling

#### **Generic Parallel Algorithms**

Efficient scalable way to exploit the power of multicore without having to start from scratch.

#### Flow Graph

A set of classes to express parallelism as a graph of compute dependencies and/or data flow

#### **Concurrent Containers**

Concurrent access, and a scalable alternative to containers that are externally locked for thread-safety

#### **Synchronization Primitives**

Atomic operations, a variety of mutexes with different properties, condition variables

#### **Task Scheduler**

Sophisticated work scheduling engine that empowers parallel algorithms and the flow graph

#### **Timers and Exceptions**

Thread-safe timers and exception classes

#### **Threads** OS API

wrappers

Efficient implementation thread-local variables

**Thread Local Storage** 

### for unlimited number of

#### **Memory Allocation**

Scalable memory manager and false-sharing free allocators



# Features and Functions List Intel® Threading Building Blocks (Intel® TBB)

Parallel algorithms and data structures

Threads and synchronization

Memory allocation and task scheduling

#### **Generic Parallel Algorithms**

- parallel\_for
- parallel\_reduce
- parallel\_for\_each
- parallel\_do
- parallel\_invoke
- parallel\_sort
- parallel\_deterministic\_reduce
- parallel\_scan
- parallel\_pipeline
- pipeline

#### Flow Graph

- · graph
- · continue\_node
- source\_node
- function\_node
- multifunction\_node
- overwrite node
- write\_once\_node
- limiter\_node
- buffer\_nodequeue node
- priority queue node
- sequencer node
- broadcast node
- join\_node
- split node
- indexer\_node

#### **Concurrent Containers**

- concurrent\_unordered\_map
- concurrent\_unordered\_multimap
- concurrent\_unordered\_set
- concurrent\_unordered\_multiset
- concurrent hash map

- concurrent\_queue
- · concurrent\_bounded\_queue
- concurrent\_priority\_queue
- concurrent vector
- concurrent\_lru\_cache (preview)

#### Synchronization Primitives

- atomic
- mutexrecursive mutex
- spin mutex
- spin rw mutex
- speculative\_spin\_mutex
- speculative\_spin\_rw\_mutex

- queuing\_mutexqueuing rw mutex
- null mutex
- null rw mutex
- reader writer lock
- critical\_section
- condition\_variable
- aggregator (preview)

#### **Task Scheduler**

- task
- task\_group
- structured\_task\_group
- task\_group\_context

- task\_scheduler\_init
- task\_scheduler\_observer
- task\_arena

#### **Timers and Exceptions**

- tick\_count
- tbb\_exception
- captured\_exception
- movable\_exception

#### thread

**Threads** 

#### Thread Local Storage

- combinable
- enumerable\_thread\_specific


#### **Memory Allocation**

- tbb\_allocator
- scalable\_allocator

- cache\_aligned\_allocator
- zero\_allocator

- aligned\_space
- memory\_pool (preview)

### Excellent Performance Scalability with Intel® Threading Building Blocks 2017 on Intel® Xeon® Processor




Configuration Info: Software Versions: Intel® C++ Intel® 64 Compiler, Version 17.0, Intel® Threading Building Blocks (Intel® TBB) 2017; Hardware: Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 44/88T)), 128GB Main Memory; Operating System: Red Hat Enterprise Linux Server release 7.2 (Maipo), kernel 3.10.0-327.4.5.el7.x86\_64; Benchmark Source: Intel Corp. Note: sudoku, primes and tachyon are included with Intel TBB. Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, refer to <a href="https://www.intel.com/performance/resources/benchmark\_limitations.htm">www.intel.com/performance/resources/benchmark\_limitations.htm</a>. \*Other brands and names are the property of their respective owners.

**Optimization Notice**: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804



# Excellent Performance Scalability with Intel® Threading Building Blocks 2017 on Intel® Xeon Phi® Processor




Configuration Info: Software Versions: Intel® C++ Intel® 64 Compiler, Version 17.0, Intel® Threading Building Blocks (Intel® TBB) 2017; Hardware: KNL (Intel®) Xeon Phi(TM) CPU 7250 @ 1.40GHz (68C/272T)), 128GB Main Memory; Operating System: Red Hat Enterprise Linux Server release 7.2 (Maipo), kernel 3.10.0-327.13.1.el7.mpsp\_1.3.2.100.x86\_64; Benchmark Source: Intel Corp.Note: sudoku, primes and tachyon are included with Intel TBB. Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, refer to <a href="https://www.intel.com/performance/resources/benchmark\_limitations.htm">www.intel.com/performance/resources/benchmark\_limitations.htm</a>.

\* Other brands and names are the property of their respective owners.

Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessors-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804

### Task Execution in Intel TBB



(A simplified version of the scheduler)




# Generic algorithms allow reuse of proven parallel patterns Intel® Threading Building Blocks (Intel® TBB)

#### Sequential version

```
int mandel(Complex c, int max_count) {
  int count = 0; Complex z = 0;
  for (int i = 0; i < max_count; i++) {
    if (abs(z) >= 2.0) break;
    z = z*z + c; count++;
  }
  return count;
}
```


```
for (int i = 0; i < max_row; i++) {
  for (int j = 0; j < max_col; j++ ) {
    p[i][j] = mandel( Complex(scale(i), scale(j)), depth);
  }
}</pre>
```



### Mandelbrot Speedup

Intel® Threading Building Blocks (Intel® TBB)

```
int mandel(Complex c, int max_count) {
  int count = 0; Complex z = 0;
  for (int i = 0; i < max_count; i++) {
    if (abs(z) >= 2.0) break;
    z = z*z + c; count++;
  }
  return count;
}
```




Task is a function object

#### Parallel algorithm


```
parallel_for( 0, max_row,
   [&](int i) {
   for (int j = 0; j < max_col; j++)
     p[i][j]=mandel(Complex(scale(i),scale(j)),depth);
}
</pre>
```

Use C++ lambda functions to define function object in-line

# A parallel\_for recursively divides the range into subranges that execute as tasks - Intel® Threading Building Blocks (Intel® TBB)



# A parallel\_for recursively divides the range into subranges that execute as tasks - Intel® Threading Building Blocks (Intel® TBB)




### Flow Graph Hello World Example

Users create nodes and edges, interact with the graph and wait for it to complete

```
tbb::flow::graph g;
tbb::flow::continue node< tbb::flow::continue msg >
  h(g, [](const continue msg &) { std::cout << "Hello "; });</pre>
tbb::flow::continue node< tbb::flow::continue msg >
  w( g, []( const continue msg & ) { std::cout << "World\n"; } );</pre>
tbb::flow::make edge( h, w );
h.try put(continue msg());
g.wait for all();
```


## An example feature detection algorithm



Can express pipelining, task parallelism and data parallelism



## An example feature detection algorithm




Can express pipelining, task parallelism and data parallelism

And supports nested parallelism with Intel TBB, OpenMP\*, Intel® Cilk™ Plus, Intel® Math Kernel Library (Intel® MKL), etc...



### **CPU Programming Model Hierarchy**



- Message Driven (TBB Flow Graph)
  - Uses same resources/scheduler as (B) since (A) is just a another hierarchical layer
- Fork Join / Tasking (TBB Tasks)

Tolerant of unanticipated CPU loads and support efficient composition

SIMD

Requires compiler support. New standardization proposal for parallel STL in C++ will integrate this layer into the same software stack.

Intel® Threading Building Blocks (Intel® TBB) is the C++ library that provides what is needed for the **Message Driven** and **Fork Join / Tasking** layers


# Use all your available compute resources across HW and SW through Intel TBB

#### Hardware

Integrated graphics, media, CPU's along with discrete co-processors & accelerators (FPGA's, fixed function devices etc)

#### **Software**

Other threading as well as domain specific libraries and API's



#### **Composability layer with Intel TBB**

One threading engine under all hardware (CPU) side work

#### Co-ordination layer with Intel TBB flow graph

Be the glue connecting HW & SW, expose parallelism between blocks & simplify integration

# Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2016, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

